

## Wafer-level Au-Au bonding in the 350-450 °C temperature range

Journal:	<i>Journal of Micromechanics and Microengineering</i>
Manuscript ID:	JMM-100282.R2
Manuscript Type:	Special Issue Article
Date Submitted by the Author:	19-Mar-2014
Complete List of Authors:	Tofteberg, Hannah; SINTEF ICT, Microsystems and Nanotechnology Schjolberg-Henriksen, Kari; SINTEF, Microsystems and Nanotechnology Fasting, Eivind; Eivind Fasting, ; Moen, Alexander; Oslo and Akershus University College of Applied Sciences, Taklo, Maaïke; SINTEF, Instrumentation Poppe, Erik; SINTEF ICT, Microsystems and Nanotechnology Simensen, Christian; SINTEF Materials and Chemistry,
Article Keywords:	Au-Au bonding, Gold, Wafer-level, Au-Si, Thermocompression
Abstract:	Metal thermocompression bonding is a hermetic wafer-level packaging technology that facilitates vertical integration and shrinks the area used for device sealing. In this paper, Au-Au bonding at 350, 400 and 450 °C has been investigated, bonding wafers with 1 µm Au on top of 200 nm TiW. Test Si laminates with device sealing frames of width 100, 200, and 400 µm were realized. Bond strengths measured by pull tests ranged from 8-102 MPa and showed that the bond strength increased with higher bonding temperatures and decreased with increasing frame width. Effects of eutectic reactions, grain growth in the Au film and stress relaxation causing buckles in the TiW film were most pronounced at 450 °C and negligible at 350 °C. Bond temperature below the Au-Si eutectic temperature 363 °C is recommended.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

Wafer-level Au-Au bonding in the 350-450 °C temperature range

## Wafer-level Au-Au bonding in the 350-450 °C temperature range

Hannah R. Tofteberg<sup>1</sup>, Kari Schjølberg-Henriksen<sup>1</sup>, Eivind J. Fasting<sup>2</sup>, Alexander S. Moen<sup>2</sup>,  
Maaïke M. V. Taklo<sup>1</sup>, Erik U. Poppe<sup>1</sup> and Christian J. Simensen<sup>1</sup>

<sup>1</sup>SINTEF, Oslo, Norway

<sup>2</sup>Oslo and Akershus University College of Applied Sciences, Oslo, Norway

**Abstract.** Metal thermocompression bonding is a hermetic wafer-level packaging technology that facilitates vertical integration and shrinks the area used for device sealing. In this paper, Au-Au bonding at 350, 400 and 450 °C has been investigated, bonding wafers with 1 μm Au on top of 200 nm TiW. Test Si laminates with device sealing frames of width 100, 200, and 400 μm were realized. Bond strengths measured by pull tests ranged from 8-102 MPa and showed that the bond strength increased with higher bonding temperatures and decreased with increasing frame width. Effects of eutectic reactions, grain growth in the Au film and stress relaxation causing buckles in the TiW film were most pronounced at 450 °C and negligible at 350 °C. Bond temperature below the Au-Si eutectic temperature 363 °C is recommended.

*Submitted to:* Journal of Micromechanics and Microengineering

### 1 Introduction

Microelectromechanical system (MEMS) technology enables sensitive and reliable devices to be produced at low cost due to the advantages of batch processing. However, packaging of the individual devices can account for more than 70% of the device cost [1]. Wafer-level bonding lowers these costs substantially. Several bonding technologies are used in packaging of commercial MEMS devices. Glass-frit bonding [2-4], anodic bonding [5, 6] and fusion bonding [7, 8] are well known and widely used techniques for wafer-level packaging and sealing of MEMS devices.

Recently, metal thermocompression bonding has found its application as a hermetic wafer-level packaging technology that facilitates vertical integration. Thermocompression bonding, also referred to as diffusion bonding, is a form of solid-state welding. Pressure and heat are applied simultaneously to bring two metal surfaces into close contact. The atoms can then migrate from lattice site to lattice site joining the interface together [9, 10]. To enable metal-to-metal contact, the bonding mechanism must deform the two surfaces in contact in order to disrupt any intervening surface films [11].

Cu, Al, and Au are the three most commonly applied metals for thermocompression bonding. The lowest process temperature is obtained using Au [9]. Unlike copper and aluminium, gold does not readily form an oxide, and under normal processing conditions, surface cleaning prior to bonding is not necessary. A recent report describes how STMicroelectronics has shrunk the area used for device sealing by more than 30% using Au-Au thermocompression bonding instead of glass-frit bonding [12]. Switching from glass-frit to more environmental friendly metal-based wafer bonding also allows electrical interconnects, improved vacuum control [10] and improved manufacturability [13].

Wafer-level Au-Au bonding in the 350-450 °C temperature range


Eutectic Au-Si bonding is often used for die attach and can occur at temperatures above 363 °C. Disadvantages with eutectic bonding are the inherent Au contamination of the Si and a reportedly limited process control [14, 15].

The reported process parameters for Au-Au thermocompression bonding vary substantially. Bonding temperatures vary from 100 to 450 °C [9, 16] and bonding pressure varies from 0.5 to 120 MPa [12, 17]. For many applications, a low bonding temperature is desired. However, in order to activate a getter material during the bonding process, a bonding temperature of 400 – 450 °C can be demanded [18]. According to Park *et al.* and Taklo *et al.*, increased bonding temperature improves the bond quality [10, 19], while Kurotaki *et al.* did not find any relationship between bonding temperature and bond strength [16]. Several authors report that an increased bonding pressure increases bond quality [10, 17, 19], while the bonding time has been found to be of low importance for the final bond strength [10, 17]. The helium leak rate of Au-Au thermocompression bonds was measured to be  $2.74 \times 10^{-11}$  Pa m<sup>3</sup>/s by Park *et al.* and  $3.9 \times 10^{-10}$  Pa m<sup>3</sup>/s by Xu *et al.*, indicating that high quality hermetic packaging can be realized using this technology [10, 20]. As diffusion barrier and adhesion layer Cr, Ti, W, TiW and NiCr have been used [10, 12, 16, 17, 19, 20]. The relatively large discrepancy in the reported bonding parameters for Au-Au thermocompression bonding indicates that the process is still not fully understood and described. This paper presents an investigation of Au-Au bonding in the temperature range 350 - 450 °C. The strength of the chips with different frame design is reported and the fractured surfaces are characterized after chip delamination.

## 2 Experimental

### 2.1 Chip design

Four different bond frames were designed. All frames were quadratic, with an outer dimension of  $3 \times 3$  mm<sup>2</sup>. Frame widths of 100, 200, and 400 μm with straight corners were named F100, F200, and F400. A frame of width 200 μm with rounded corners (F200R) was also designed, as shown in figure 1. The frame types and their nominal bond surface areas are listed in table 1. The different chip types, all with a size of  $6 \times 6$  mm<sup>2</sup>, were evenly spread over the wafer to achieve a uniform pressure distribution during bonding. The total area to be bonded for each wafer pair was 525 mm<sup>2</sup>. On the whole wafer, there were 54 pcs of each frame type chip.



**Figure 1.** Chips with 200 μm wide bond frames and straight corners, F200 (left), and rounded corners, F200R (right).

Wafer-level Au-Au bonding in the 350-450 °C temperature range

**Table 1.** Overview of chip designs.

Name	Description	Bond area (mm <sup>2</sup> )
F100	Frame, width 100 μm	1.16
F200	Frame, width 200 μm	2.24
F200R	Frame, width 200 μm, rounded corners	2.14
F400	Frame, width 400 μm	4.16


## 2.2 Chip preparation

Chips were produced by bonding together an etched and a flat wafer. Silicon wafers with <100> orientation and 150 mm diameter were used. The etched wafers were 400 μm thick. The 6 μm protruding bond frames were realized by deep reactive ion etch (DRIE) in an AMS 200 I-Prod (Alcatel). Thermal SiO<sub>2</sub> was used as masking material, and was removed after DRIE. The flat wafers were 630 μm thick. Metal layers of 200 nm TiW and 1 μm Au were sputter deposited on both flat and etched wafers.

Wafer laminates were created by bonding an etched wafer and a flat wafer in a wafer bonder (SB6e, Suss MicroTec). The bonding chamber was flushed with N<sub>2</sub> prior to bonding. The thermocompression bonding was performed in a vacuum ambient applying a tool pressure of 5 bar at 350 – 450 °C for 15 or 30 minutes. The applied tool pressure translated to an average pressure of 21 MPa on the protruding surface to be bonded. Three combinations of bonding time and temperature were applied as listed in table 2. Figure 2 shows a schematic cross-section of a chip.

**Table 2.** Overview of bond parameters for the three realized wafer laminates.

Wafer laminate	Temperature (°C)	Time (min)
Au350	350	30
Au400	400	15
Au450	450	30



**Figure 2.** Schematic cross-section of a F200 chip. Two Si wafers sputter deposited with 200 nm TiW and 1 μm Au were bonded. The etched wafer had protruding bond frames.

The laminate Au350, see table 2, was prepared for electrical measurements. A layer of 1 μm Al was sputter deposited and patterned for electrical contacts on both sides of the bonded laminate and sintered at 350 °C for 30 minutes. All three laminates were diced into individual chips, each chip containing one frame. One of the dice from Au450 was etched in KI after pull testing.

## 2.3 Characterization

Individual chips were pull tested. Diced chips were glued to screws which were mounted in a pull tester (MiniMat 2000 Rheometric Inc.). The elongation versus applied force was recorded, and the force for which fracture occurred was noted. A total of 98 chips were tested. For each frame design and bond temperature 3 - 13 chips (on average 8 chips) were tested. The bond strength defines the strength of the complete bonded system and was calculated as the fracture force divided by the bond

Wafer-level Au-Au bonding in the 350-450 °C temperature range


area. The nominal strength was calculated using the nominal bond area. During the visual inspection of the fractured surfaces, narrow lines of additional bonded areas were observed on some chips bonded at 400 °C and 450 °C. Examples of such lines are seen in Figure 5 c and 5d. Therefore, the actual bonded area was assumed to be larger than the nominal bonding area for chips with such lines. To avoid an overestimate of the bond strength, the actual bonding area was estimated. Based on a visual quantification of the number and length of lines, the additional bonding area was estimated to be 5%, 10%, 25%, 50%, or 100% of the nominal bond area. In case of doubts, the highest actual bond area was chosen in order to avoid an overestimate of the bond strength. The corrected bond strength was calculated using the estimated actual bonded area, and therefore represents a minimum estimate of the actual bond strength. It should be noted that the pull testing tests the strength of the whole bonded chip. Fractures are likely to initiate in the mechanically weakest points of the chip. Therefore, the applied definition of bond strength provides a measure of the minimum bond strength for the Au-Au bond.

The fracture surfaces were investigated by optical microscopy (PolyVar Met), macro photography (Canon EOS 600D) and scanning electron microscopy (SEM, FEI Quanta FEG 600). An electron dispersive x-ray analysis (EDX, EDAX) was performed on selected fractures to determine the materials present at the fracture surface. Also the surfaces adjacent to the bonded areas were studied with SEM and EDX. The roughness of the Au surface was measured by white light interferometry (WLI, Zygo NewView 6300) both before and after bonding.

The fracture surfaces were classified as adhesive or cohesive. Adhesive fracture is a fracture at the interface between two materials. Cohesive fracture occurs inside the bulk of a material.


### 3 Results

The fracture forces for the pull tested chips are shown in figure 3. The nominal and corrected average bond strengths can be seen in figure 4.



**Figure 3.** Average and standard deviation of the force at which fracture occurred. All four frame designs from laminates Au350, Au400 and Au450 are plotted. The error bars show the  $\pm 1$  standard deviation.

Wafer-level Au-Au bonding in the 350-450 °C temperature range



**Figure 4.** Average bond strength of the four frame designs from laminates Au350, Au400 and Au450 calculated from both nominal (hatched columns in figure) and corrected (solid columns) bond areas. The error bars show the  $\pm 1$  standard deviation calculated for the corrected values.


Laminate Au450 had the highest fracture force values, with all four chip types having an average fracture force above 145 N. Laminate Au400 was the second strongest, and slightly stronger than laminate Au350 for all frame designs, except F200R. Table 3 lists the average values and the standard deviation of the bond strength for each laminate and chip type.

**Table 3.** Average bond strength values and standard deviation for the four frame designs from laminates Au350, Au400 and Au450. Both nominal (calculated using nominal bond area) and corrected (calculated using maximum actual bond area) values of bond strength are listed.


Laminate ID	Bond strength (MPa)									
	F400		F200R		F200		F100		Average	
	nom	corr	nom	corr	nom	corr	nom	corr	nom	corr
Au350	8 ± 3		30 ± 7		19 ± 4		35 ± 8		23 ± 16	
Au400	19 ± 7	18 ± 7	28 ± 19	26 ± 17	33 ± 18	32 ± 18	47 ± 32	43 ± 28	31 ± 24	30 ± 21
Au450	40 ± 25	28 ± 16	95 ± 15	67 ± 12	65 ± 10	35 ± 1	159 ± 40	102 ± 49	90 ± 55	58 ± 43

Pictures of typical fracture surfaces after pull testing are shown in figure 5.

Wafer-level Au-Au bonding in the 350-450 °C temperature range



**Figure 5.** Macro photographs of fractured surfaces of chips from laminates Au350, Au400 and Au450. In (a) the sputtered metal film has delaminated at the interface between Si and TiW. Close to the edges of the chips the metal film has delaminated in (b) and (c). In (c) the gold has a matt appearance in the area close to the bond frame. Farther away the gold surface is glossy. In (d) the whole gold surface has a matt and cracked appearance.



**Figure 6.** A comparison of fracture surfaces from laminates Au350, Au400 and Au450 with percentages of chips that showed regions of adhesive TiW-Si fracture, cohesive Si fracture, and cohesive Au fracture. There was normally more than one fracture type on each chip.

The fracture modes observed in the investigated chips are illustrated in figure 6. Chips from laminate Au350 had mainly adhesive fracture at the TiW-Si interface on the flat wafer. All chips except chip type F400 also had cohesive Si fractures in 5 to 45% of the bonded area. Bond frames from laminate Au400 had a mix of adhesive fracture at the TiW-Si interface, cohesive Si fracture, and cohesive Au fracture. Adhesive fracture at the Si-TiW interface was observed in more than half of the chips on laminate Au400. Cohesive fractures in the bulk silicon were seen in 80% of the chips, but the amount varied from 5 to 100% of the bonded area. On laminate Au450, adhesive fracture at the TiW-Si

Wafer-level Au-Au bonding in the 350-450 °C temperature range


interface was seen on only one tested chip. 77% of the chips from laminate Au450 had cohesive Si fracture, covering an area ranging from 20% to 100% of the bond frame.

On chips from laminate Au350, a large amount of the metal film outside the bond frames had delaminated. The film delaminated at the interface between the TiW film and the bulk Si. Also on most of the chips from laminate Au400, the gold film delaminated outside the bond frame between TiW and Si, but only at a small distance from the chip edges where the gold was still glossy. This can be seen in figure 5(b) and 5(c).

On the chips from laminate Au400 that had cohesive bulk silicon fracture in a large percentage of the bonded area, and on all chips from laminate Au450, the visual appearance of the gold in the unbonded area had changed. On these chips, the gold had a matt appearance. The difference can be seen in figure 5(c), where there is both glossy and matt gold. Table 4 shows WLI measurements of the surface roughness of glossy and matt gold on laminates Au400 and Au450, as well as the as-deposited gold roughness. The transition over a chip from glossy to matt gold can be seen in figure 7. The chips from laminate Au350 did not have any unbonded gold with matt appearance. Figure 8 shows the bond strength of chips from laminate Au400 comparing chips with more than 50% matt gold surface and chips with mostly glossy gold. The fracture force of the chips with more than 50% matt gold surface was more than twice the value of the chips with mostly glossy gold. As can be seen in figure 9 adhesive TiW-Si fracture was more than twice as common on chips with glossy gold.

**Table 4.** Surface roughness measured by WLI of glossy and matt unbonded gold on chips from laminates Au400 and Au450.


	Mean rms (nm)
As-deposited Au	1.8
Glossy Au on Au400 and Au450	2.0
Matt Au on Au400	170
Matt Au on Au450	320




**Figure 7.** Scanning electron micrograph of Au surface from laminate Au400, overview (top) and zoomed areas of the transition from glossy to matt gold (left), in the middle of the matt gold (center) and close to the bond frame (right).



Wafer-level Au-Au bonding in the 350-450 °C temperature range



**Figure 8.** Comparison of fracture force of chips from laminate Au400. Dark columns show the fracture force of chips with more than 50 % matt gold surface. Light columns are chips with mostly glossy gold.




**Figure 9.** Comparison of the amount of adhesive TiW-Si fracture for chips from laminate Au400. Chips with mostly glossy gold had adhesive TiW-Si fracture more often than chips with mostly matt gold.

All chips from laminates Au400 and Au450 with matt gold had a crack pattern outside the bonded area. This can be seen in figure 5(c) and 5(d). In figure 10 the pattern can be identified as buckles, often surrounded by areas without gold. There were more buckles on the etched wafer than on the flat wafer. Adjacent to the bond frames and the largest buckles, there was no Au left after bonding. SEM and EDX investigations confirmed that there was no Au left in this area, but that TiW was still present.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

Wafer-level Au-Au bonding in the 350-450 °C temperature range




22  
23  
24  
25  
26

**Figure 10.** Scanning electron micrograph of the etched side of a chip from laminate Au450. The vertical gold formations are clearly seen. The bonding frame can be seen in the upper right corner. According to EDX scans is there no gold left in the area close to the bonding frame.

27  
28  
29  
30  
31  
32


Figure 11 shows that in the actual bond frames with cohesive Au fracture, a pattern in the Au was observed. The same pattern, but mirrored, was present on both the flat and the etched wafer. In this patterned area there were also areas with only TiW and no Au. Similar areas with mirrored Au patterns are seen in figure 12.



51  
52  
53  
54  
55  
56  
57  
58  
59  
60


**Figure 11.** Scanning electron micrograph of bond frame from laminate Au400. In the dark areas of the bond frame EDX scans confirm that there is TiW, but no Au.

Wafer-level Au-Au bonding in the 350-450 °C temperature range



**Figure 12.** Scanning electron micrograph of bond frame from laminate Au400 with mostly adhesive but also some cohesive Au fracture. On the flat wafer (left) there is almost only Si, with two areas of TiW. On the TiW there is similar, mirrored Au patterns on the flat (left) and etched (right) wafer.

The surface of a pull tested die from Au450, where the Au has been etched in KI, can be seen in figure 13.



**Figure 13.** Micrograph of surface from die from Au450. The gold has been etched. A TiW surface with buckles surrounded by a eutectic pattern can be seen.

#### 4 Discussion

The results in figure 3 show that the fracture force increased with increasing bonding temperature. The fracture force increased slightly when increasing the bonding temperature from 350 °C to 400 °C. Further increasing the bonding temperature to 450 °C increased the fracture force by almost 100%. However, the fracture force was not highly dependent on the bond frame area. Similar fracture forces were obtained for all four frame designs on each laminate. Hence, the calculated bond strength decreased with increasing frame width, as can be seen in figure 4 and table 3. All bond frames of widths 100 and 200 µm had average bond strengths larger than 19 MPa.

The bonding temperatures used in the current study are slightly higher than the 260 - 350 °C reported in previous studies [10, 17, 19]. The bonding times of the current study are similar to the times used in the previous studies. Both sputtered [12, 19, 20] and electroplated Au [10] has previously been used for bonding. The production volume and fab facility decides which method is preferable. It is difficult to compare the bonding pressures, since studies often present the pressure applied in the bonding tool without mentioning the actual bond area on the wafers. However, the applied bonding pressures used in the current study are probably lower than the pressures used by Tsau *et al.* [17] and higher than the pressure used by Taklo *et al.* [19]. The average bond strengths

1 Wafer-level Au-Au bonding in the 350-450 °C temperature range

2  
3 obtained on our three laminates were higher than the ~10 MPa reported by Taklo *et al.* [19] and the ~  
4 20 MPa reported by Kurotaki *et al.* [16]. Mean fracture loads of 20 MPa have been reported for glass  
5 frit bonds [3], indicating that 20 MPa can be a sufficient bond strength for device seals in industrial  
6 products. All temperature and frame combinations, except frame type F400 from laminate Au350, are  
7 in the same range or higher than this criterion. However, for all such comparisons it must be kept in  
8 mind that these results are geometry dependent due to stress concentration effects. Studies of energy  
9 release rates might be more appropriate, but are less easily accessible as e.g. 4 point bending tests or  
10 similar methods are required. The shear strength of chips from Au400 and Au450 has been measured  
11 by Tollefsen *et al.* to be in agreement with earlier work [21]. The electrical resistance of laminate  
12 Au350 is reported elsewhere [22].

13  
14 As can be seen in figure 5, the visual appearance of the gold outside the bond frame had  
15 changed after bonding. The amount of change increased with increasing bonding temperature.  
16 Laminate Au350 had only glossy gold, similar to the as-deposited material. Laminate Au450 had only  
17 matt gold. The gold surfaces from laminate Au400 were both glossy and matt. As seen in table 4,  
18 glossy gold had a surface roughness of 2 nm, while the surface roughness of matt gold on laminates  
19 Au400 and Au450 were 170 and 320 nm, respectively. From figure 7 it is clear that the higher surface  
20 roughness of the matt gold is due to larger grains. It is likely that both solidification of the eutectic Au-  
21 Si solder and grain growth through Ostwald ripening occurred in the Au film [23]. At 350 °C, such  
22 effects were negligible. The effects were significant at 400 °C, and very pronounced at 450 °C. This  
23 result is in agreement with the eutectic Au-Si temperature of 363 °C and the rule-of-thumb that metal  
24 recrystallization onsets at a temperature of the halved melting temperature, i.e. at 396 °C for Au. Figure  
25 13 shows a pull tested die where the Au has been etched. It was possible to remove most of the gold.  
26 The pattern that is left around the buckles is most likely a Au-Si solder. The results from laminate  
27 Au400 in figure 7 indicate that there was a gradient in a parameter acting as driving force for the  
28 observed grain growth. Possible such parameters include pressure, temperature and concentration of Si  
29 in Au. Other parameters cannot be out-ruled.

30  
31 A crack pattern can be seen around the bond frames in figure 5(c) and (d) and in figure 5.  
32 Figure 10 indicates that the cracks are due to buckling of the TiW film. Figure 6 shows that there was  
33 less adhesive fracture at the TiW-Si interface in the chips bonded at 400 and 450 °C than in chips  
34 bonded at 350 °C. We suggest that the occurrence of TiW buckling and the difference in fracture  
35 modes are related to film stress. The as-sputtered TiW-Au film incorporates a large stress. This stress  
36 is likely to have caused the delamination at the TiW-Si-interface on chips from laminate Au350. When  
37 bonding at 400 and 450 °C, the deformed structure of Au disappears and recrystallization and  
38 subsequent grain growth and Au-Si solidification take place. Stress relaxation is thought to occur by  
39 Au grain growth, which then allows TiW buckling under the transformed Au film. The results in  
40 figures 8 and 9 show that a high bond strength seems to be correlated to matt gold and low occurrence  
41 of adhesive TiW-Si fracture. Investigation of a possible causality, or an underlying common  
42 explanation, will be topic for further experiments and studies.

43  
44 In the EDX analysis of the areas shown in the scanning electron micrographs in figures 7 and  
45 10, there was no sign of interaction between the 200 nm thick TiW layer and Au or Si. This  
46 observation is in agreement with Baeri *et al.* reporting TiW to be stable at 450 °C [24], and indicates  
47 that TiW is a suitable adhesion/ diffusion barrier layer for gold thermocompression bonding. However,  
48 on the chips bonded at 450 °C, there was no Au left in the areas adjacent to some of the TiW buckles.  
49 Also, there was no Au left in the unbonded area adjacent to the bond frames on chips from laminate  
50 Au400 and Au450 (figures 7 and 10). We think that the TiW barrier layer has cracked in some of the  
51 buckles. In addition the TiW layer did not cover the walls of the protruding bond frames. In those  
52 areas, the Au could be in direct contact with the Si and rapidly diffuse into the Si. For temperatures  
53 above 363 °C, a eutectic reaction forming an Au-Si melt, can take place. It is likely that Au-Si alloys  
54  
55  
56  
57  
58  
59  
60

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60

Wafer-level Au-Au bonding in the 350-450 °C temperature range

have been formed in parts of the bond area on laminates Au 400 and Au450 resulting in a mixed mode of Au-Au thermocompression and Au-Si eutectic bonding. To avoid a reaction between Au and Si one should either keep the bonding temperature below 363 °C or use design rules that ensure that Au and Si are not in contact. This can be achieved by using overlapping masks for TiW and Au.

The fracture surfaces of the samples were different depending on bond temperature, see figure 6. All chips from laminate Au350 had some adhesive fracture at the TiW-Si interface, while only 13% of the chips from laminate Au450 had adhesive TiW-Si fracture. Cohesive fracture in the bulk silicon occurred on about 75% of the chips from all three laminates. The differences in fracture modes are probably related to the Au grain growth and stress relaxation of the TiW film. For a system with optimized adhesion layers cohesive fracture in the bulk of a ductile bonding layer is expected. The results from Au350 show that adhesion between TiW and Si could be further improved to increase the bond strength. The adhesion between TiW and Au seems to be acceptable.

In summary, buckling and rupture of the TiW barrier, the changes in the gold film and a eutectic Si-Au reaction seem to have caused areas without gold, both outside the bonding area and in the bonding frame (figures 10-12). This effect can prevent hermetic sealing if channels without gold are formed across the entire bond frame. The results indicate that bonding at 400 °C for 15 minutes applying 21 MPa across the bond structures may cause channels without gold across the bonding frame. For hermetic sealing, it is therefore recommended to use a temperature below the Au-Si eutectic of 363 °C.

## 5 Conclusions

Au-Au bonding for MEMS device sealing has been investigated on frames of outer dimensions 3×3 mm<sup>2</sup> and widths 100, 200, and 400 μm. The wafers were bonded at 350, 400 or 450 °C. All bond frames of widths 100 and 200 μm had average bond strengths larger than 19 MPa. The fracture force was not dependent on the frame width. However, the fracture force increased slightly when increasing the bond temperature from 350 to 400 °C, and by 99% when increasing the temperature further to 450 °C. For bonding temperatures of 400 and 450 °C, significant grain growth, Au-Si solidification, buckling of the TiW film, and stress relaxation in the TiW and Au films were observed. The grain growth was heavily dependent on the temperature. At 350 °C, negligible grain growth occurred in the bonding Au. The grain growth was significant at 400 °C, and very pronounced at 450 °C. In areas with holes in the TiW barrier, Si diffused into the Au at bond temperatures 400 and 450 °C, and it is likely that some Au-Si or silicide was formed. The grain growth and eutectic Si-Au reaction in laminates bonded at 400 and 450 °C resulted in a discontinuous Au film in the bonding seal. To avoid the observed temperature-induced effects in the metal system, Au-Au thermocompression bonding should be performed at temperatures below 400 °C when applying a TiW adhesion and barrier film. However, for a hermetic sealing it is recommended either to use design rules to avoid contact between Au and Si or to perform the process at a temperature below the Au-Si eutectic temperature at 363 °C.

## Acknowledgement

This work was supported by the Norwegian Research Council through the MSENS project, contract No 210601/O30.

## References

- [1] Reichl H, Grosser V. *The 14th IEEE International Conference on Micro Electro Mechanical Systems MEMS*, 2001 p. 1-5
- [2] Knechtel R 2005 *Microsyst Technol* **12**(1-2) 63-8
- [3] Knechtel R 2010 *Microsyst Technol* **16**(5) 885-93
- [4] Ramm P, Lu JJ-Q, Taklo MM. *Handbook of Wafer Bonding*. John Wiley & Sons; 2012
- [5] Wallis G, Pomerantz DI 1969 *J Appl Phys* **40**(10) 3946-9

## Wafer-level Au-Au bonding in the 350-450 °C temperature range

- 1  
2  
3 [6] Aono T, Suzuki K, Koide A, Jeong H, Degawa M, Yamanaka K, et al. *16th Int Solid-State Sensors, Actuators and Microsystems Conf (TRANSDUCERS)*, 2011 p. 382-5  
4  
5 [7] Nese M, Seeberg BE. *CANEUS 2006: MNT for Aerospace Applications*, 2006 p. 195-8  
6 [8] Tong QY, Goesele U. *Semiconductor wafer bonding: science and technology*. John Wiley New York;  
7 1999  
8 [9] Farrens S. *Proc.Mater.Res.Soc.Symp*, 2008 p. 1112-E01  
9 [10] Park GS, Kim YK, Paek KK, Kim JS, Lee JH, Ju BK 2005 *Electrochem Solid St* **8**(12) G330-G332  
10 [11] Dragoi V, Mittendorfer G, Burggraf J, Wimplinger M 2010 *ECS Transactions* **33**(4) 27-35  
11 [12] Fraux R, Baron J 2011 *3D packaging* **21** 24-7  
12 [13] Geitner H, Ferraresi M. *Airbag Electronics: from Single Building Blocks to Integrated Solutions. Advanced Microsystems for Automotive Applications 2009*. Springer; 2009. p. 423-34  
13 [14] Wolffenbuttel RF, Wise KD 1994 *Sensor Actuat A-Phys* **43**(1) 223-9  
14 [15] Mitchell JS, Najafi K. *Solid-State Sensors, Actuators and Microsystems Conf.(TRANSDUCERS)*, 2009  
15 p. 841-4  
16 [16] Kurotaki H, Shinohara H, Kobayashi H, Mizuno J, Shoji S. *2nd Int.Conf.on Integration and Commercialization of Micro and Nanosystems*, 2008 p. 765-6  
17 [17] Tsau CH, Spearing SM, Schmidt MA 2004 *J Microelectromech S* **13**(6) 963-71  
18 [18] Reinert W, Kahler D, Longoni G. *Proc.of 7th Electronic Packaging Technology Conf.(EPTC 2005)*,  
19 2005 p. 6  
20 [19] Taklo MMV, Storås P, Schjølberg-Henriksen K, Hasting HK, Jakobsen H 2004 *J Micromech Microeng*  
21 **14** 884-90  
22 [20] Xu D, Jing E, Xiong B, Wang Y 2010 *IEEE Trans Adv Pack* **33**(4) 904-11  
23 [21] Tollefsen TA, Larsson A, Taklo MMV, Poppe E, Schjølberg-Henriksen K. *4th Electronics System-Integration Technology Conference (ESTC 2012)*, 2012 p. 1-6  
24 [22] Schjølberg-Henriksen K, Moen AS, Eivind Johan F, Poppe E. *SMTA International Wafer Level Packaging Conference*, 2012  
25 [23] Voorhees PW 1985 *J Stat Phys* **38**(1-2) 231-52  
26 [24] Baeri A, Raineri V, Roccaforte F, La Via F, Zanetti E. *Materials Science Forum*, 2004 p. 873-6  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60